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ABSTRACT
Silicon-on-insulator based measurement structures have recently been developed to measure the thermal 
conductivity of nanostructured materials. For example, suspended steady-state measurement structures are often 
used for measuring the in-plane thermal conductivity of thin silicon films as the heat transfer is confined to the 
lateral direction. However, few researchers have focused on optimizing the important structural and measurement 
parameters, such as geometry and applied heater power levels, to ensure accurate measurements. In this article, 
numerical simulations are first compared with existing experimental data for suspended steady-state joule heating 
measurement structures with a large suspended region (~10 mm2). Then, a smaller scale (suspended surface 
area ~500 µm2) structure is developed and optimized for measurement of porous nanostructured silicon materials 
to maximize the measurement accuracy for the range of expected sample thermal properties.
Keywords: thermal conductivity measurement, silicon nanostructures, simulation and optimization.
1. INTRODUCTION
Nanostructured materials have attracted significant 
attention in recent years and characterizing their 
thermal properties is important due to their use in 
applications including thermoelectric, thermal sensors, 
and Microelectromechanical systems (MEMS) actuators 
(McConnell & Goodson). The thermal conductivity of 
silicon thin films can be reduced by introducing micro/
nanoscale periodic porous structures. However, the 
electrical conductivity is not severely impacted if the holes 
are large compared to the mean free path of electrons 
within the material. With low thermal conductivity and 
high electrical conductivity, silicon nanostructures are 
expected to be promising thermoelectric materials 
(Kodama, Marconnet, Lee, Asheghi, & Goodson, 2012).
Several measurement structures using silicon-on-
insulator (SOI) wafers have been developed to measure 
the in-plane thermal conductivity of nanoporous silicon 
films (Marconnet, Kodama, Asheghi, & Goodson, 
2012). The SOI substrate provides an ultra-thin, 
high-purity, single-crystal silicon layer (device layer) 
attached to a buried silicon dioxide passivation layer 
(BOX layer), on a bulk silicon substrate (handle wafer). 
The BOX layer provides a convenient etch stop when 
fabricating nanostructures from the silicon device layer 
and also allows for precise suspension of the silicon 
thin film device layer. Thus, SOI wafers are the chosen 
starting material for many thermal transport studies of 
silicon micro/nanostructures. Suspended, steady-state 
measurement structures are used for measuring the 
in-plane thermal conductivity as the heat transfer is 
confined to the lateral direction. Several groups have 
used similar suspended measurement structures to 
measure in-plane thermal conductivity of different 
silicon microstructures (Asheghi, Kurabayashi, Kasnavi, 
& Goodson, 2002; Song & Chen, 2004). However, few 
researchers have focused on the impact and optimization 
of important structural and measurement parameters 
such as heater and sensor geometry and current 
intensity. Numerical modeling allows optimization of 
these parameters prior to experimentation to ensure 
accurate measurement results.
In this article, we focus on silicon nanostructures 
fabricated from SOI wafers as shown in Figure 1. Heat 
generated at the center metal heater line is conducted 
across the thin film to the unsuspended portions of 
the sample, which act as heat sinks. The heat flow 
is nearly one-dimensional in the test section near the 
center of the heater line. Two additional metal lines 
are used as resistive thermometers to measure the 
resulting temperature profile as a function of input 
heater power. For both the heater and sensor lines, 
voltage probes are connected near the center of the 
metal lines to measure the resistance of the test 
section only, which is dependent on the temperature 
of the metal lines. Although these types of structures 
have been used at a larger scale (~10 mm2) to 
measure thermal transport in silicon thin films 
(Asheghi et al., 2002; Liu & Asheghi, 2006; Uma, 
Mcconnell, Asheghi, & Kurabayashi, 2001; Völklein, 
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Reith, & Meier, 2013), they have not yet been adapted 
to the scale needed to measure nanostructured films. 
Specifically, much smaller suspended regions are 
required due to challenges of patterning large surface 
areas with nanoscale features.
In this article, we present the results of simulations 
used to optimize the geometry and test conditions for 
measuring the thermal conductivity of nanostructured 
silicon materials. First, we compare the thermal COMSOL 
simulations with existing experimental data for similar 
measurement structures. Then, we optimize the design 
of suspended steady-state joule heating measurement 
structures for porous nanostructured silicon materials to 
maximize the measurement accuracy for the range of 
expected sample thermal properties.
2. SIMULATIONS
The experimental geometry is simulated using the 
heat transfer module of COMSOL Multiphysics®. 
Two-dimensional and three-dimensional models of 
the geometry are created to optimize measurement 
structure in terms of geometrical parameters and test 
conditions (applied current levels, etc.). The simulated 
data is fit with a one-dimensional analytical model, which 
will also be used to fit the experimental data, in order 
to predetermine the accuracy of the measured thermal 
conductivity and optimize the device configuration.
Simulations of the entire cross-section shown in Figure 1 
are used to confirm that the temperature at the boundary 
of the suspended region (as shown in Figure 1(a)) can 
be assumed to be constant. As shown in Figure 2, this 

















Figure 2. Impact of heater and sensor currents on temperature of 
at the boundary of the suspended region (red dashed line 1 and 
2 in Fig. 1). The minimal temperature rise above the set base 
temperature (293.15 K) with all applied heater and sensor current 
level shows that the constant temperature assumption used in later 
models accurately approximates the system, allowing the model to 

















Figure 1. (a) Cross-sectional and (b) top view schematic of the in-plane thermal conductivity measurement structure (not to scale). Resistive 
metal lines are patterned on the suspended sample to measure the thermal properties. Current flowing through the center resistive line 
generates a heat flux, which is conducted to the edges of the sample region. In the test section (e.g. the center portion of the suspended 
region), the heat flow is generally one-dimensional. The remaining two metal lines are used as temperature sensors and the in-plane thermal 
conductivity is determined by measuring the temperature at these two locations as a function of input heater power.
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boundary temperature does not vary significantly with 
increasing applied heater and sensor currents. Although 
there is a slight offset from the set base temperature, it 
is negligible compared to the temperature rise (~5 K) at 
the heater location and can be considered as constant 
temperature when applying the boundary conditions. 
After confirming this assumption, further simulations 
confine the simulation domain to suspended region for 
efficiency.
Then, two-dimensional heat transfer in suspended 
regions is simulated for measurement device designs 
with micro and nanoscale structures. The radiation 
heat loss is neglected as the temperature rise is 
confined to 5 K. For experiments, only the center area 
of the suspended region will comprise the test section 
to avoid two-dimensional effects, in order to simplify 
data analysis as an approximate one-dimensional 
heat conduction problem. The  maximum allowable 
width of the test section, Ltest, is found by determining 
the location where the temperature decreases by 
0.5% from the centerline temperature rise. The test 
section ratio, which compares the test section width 
to the total suspended width (Ltest/L), depends on the 
aspect ratio of the suspended region and the position 
of the sensors as shown in Figure 3.
Assuming one-dimensional heat conduction, the in-
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where Q is the heater power dissipation in the test 
section, (xA-xB) is the distance between sensor A and 
B, S is the cross-section area of the test section, and 
TA and TB are the average temperatures for senor 
A and B in the test section, respectively. When the 
thermal conductance of the silicon dioxide insulating 
layer is negligible, the thermal conductivity extracted 
using this expression is accurate. However, as the 
thermal conductivity of the sample decreases and 
the conductance of the sample is comparable to that 
of the oxide region, the two layers must be treated 
in parallel. Figure 4 shows the extracted thermal 
conductivity from the large-area measurement 
structures with and without correcting for the 
conduction through the oxide layer.
The suspended region aspect ratio, the heater 
and sensor current, and their positions on the 
measurement accuracy impact the performance 
of the measurement device. Suggestions for 
optimization are offered for the future measurement 
device design according to these simulation results. 
Figure 3. (a) Impact of the aspect ratio (AR = L/W) of the suspended region on the relative width of the test section (test section ratio = Ltest/L) 
for various sensor placements for the large area measurement devices. (b) The effective thermal conductivity as a function of the relative width 
of the test section as a function of the sensor placement. The heater and sensor currents are IH = 2.5 mA and IS = 0.1 mA, respectively, and 
the trends are similar for different current levels. The input thermal conductivity of the simulated material is 20 W/mK.
Figure 4. Extracted thermal conductivity measurement from 
simulations of silicon microscale test structures. The effective 
thermal conductivity with (red filled markers) and without (black 
open markers) correcting for thermal conduction in the SiO2 layer 
as a function of sensor current with varying heater current. Here, 
sensor positions are fixed at xA = 10 µm and xB = 400 µm. 
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A detailed model including the radiation heat loss, the 
thermometer geometry, and the structure outside the 
suspended region will be included in future studies. In 
addition to thermal performance, difficulty of sample 
fabrication must be considered when designing these 
types of structures.
3. RESULTS
3.1 Large area design
We first simulate device designs similar to that used 
by Asheghi et al. (2002) with a suspended region 
on the order of 0.1 cm2. For a 10000 µm × 1000 µm 
suspended region and fixing the sensor positions 
at 10 µm and 400 µm from the heater line, and the 
center 1000 µm × 1000 µm area comprises the test 
section. Figure 4 shows simulation results for thermal 
conductivity measurement in silicon microstructures. 
Here, the actual thermal conductivity of the simulated 
material was 20 W/mK at room temperature.
First, varying heater and sensors currents are 
applied to extract the thermal conductivity. As shown 
in Figure 4, the measurement accuracy decreases 
with larger sensor current, and this situation is partly 
improved by using a larger heater current. At large 
sensor current, heating at the sensor lines becomes 
significant compared to the applied heater power and 
distorts the temperature profile yielding poor results 
for thermal conductivity.
Then, we investigate the impact of the aspect ratio 
(AR = L/W) of the suspended region on the relative 
width of the test section (test section ratio = Ltest/L) 
for various sensor placement positions. Figure 3(a) 
reveals that the allowed width of the test section 
increases with increasing aspect ratio. Considering 
the fabrication difficulties rising with the larger aspect 
ratio, aspect ratio with 5–6 is an ideal choice. In 
addition, Figure 3(b) shows the effective thermal 
conductivity as a function of the relative width of the 
test section depending on the sensor placement. 
The measured thermal conductivity begins to deviate 
greatly from the true value when test section ratio 
increases. The test section width can be larger and 
still achieve the same accuracy in the extracted 
thermal conductivity if the sensors lines are placed 
closer to the heater. While this allows for a higher 
electrical resistance of the test section and thus 
more accurate temperature measurements, the 
improvement is even less than 5% and might be 
mitigated by reducing the temperature difference 
between the two sensor lines.
3.2 New small area design
A measurement structure with a much smaller 
suspended region is required for characterization of 
nanostructured materials due to challenges of, and 
time required for, patterning large surface areas with 
nanoscale features. Appling the same methodology 
used in microscale measurement structures 
simulation, a 10 µm × 50 µm suspended region is 
simulated with COMSOL®. The test section used to 
extract the thermal conductivity is 20% of the width of 
the suspended region (Ltest = 10 µm).
Figure 5 shows the simulation results for thermal 
conductivity measurement in silicon nanostructures 
with various sensor placement positions. Two 
dimensional effects play a significant effect on the 
smaller scale structures. With some placements of 
sensor lines, an accurate thermal conductivity value 
cannot be extracted from the simulated measurement 
data, even correcting for the thermal transport 
through the SiO2 (as shown in Figure 5(b)). This is 
different than the large area structure where the same 
relative sensor placement, xA/L0 = 5, where L0 is the 
width of thermometers, leads to accurate thermal 
conductivity data. These results illustrate that the 
choice of sensor placement is more critical in these 
smaller structures. Specifically, the absolute distances 
should be given more consideration for measurement 
in nanostructures. In addition, the measurement 
accuracy is improved if the sensor lines are placed 
closer to the heater (as illustrated by comparing the 
panels in Figure 5).
In addition, we vary the thermal conductivity of the 
sample for a structure with a 10 µm × 50 µm suspended 
region, sensor A placed at xA = 0.2 µm and sensor B 
placed at xB = 1.0 µm. Figure 6 shows the error in 
the extracted thermal conductivity (with and without 
correcting for thermal transport through the oxide 
layer) compared to the input thermal conductivity. The 
error is small for measuring thermal conductivities 
simulated from 5 W/mK to 100 W/mK, which is an 
expected range for the thermal conductivity of 
silicon nanostructures (Cahill et al., 2003; Mirmira 
& Fletcher, 1998). For the low thermal conductivity 
measurement, correcting the thermal transport 
through the SiO2 yields more accurate results due 
to the similar magnitude of thermal conductance in 
these two layers.
4. CONCLUSIONS
Structures for measuring thermal transport in silicon 
microstructures and nanostructures are simulated 
using COMSOL® in order to optimize the device 
design. The impact of suspended region geometry, 
heater and sensor currents, and sensor placement 
on the measurement accuracy is studied for both 
large area structures previously used to characterize 
microscale silicon films and new small area structures, 
designed to measure silicon nanostructures.
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Although the large aspect ratio leads to better 
measurement accuracy, such a large aspect ratio 
makes the measurement device challenging to 
fabricate, especially for nanoscale structures. In 
addition, sensors positions closer to the heater help the 
one-dimensional heat transfer analysis, but the voltage 
measurement loses some accuracy in experiment 
due to the resulting low voltage difference between 
these two sensors. Combining the simulation results 
and practical fabrication and experiment limitations, 
optimized design configurations are predicted from 
these simulations.
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Figure 6. Impact of the sample thermal conductivity on the 
measurement error for a structure with a 10 µm × 50 µm suspended 
region and sensors positioned at xA = 0.2 µm and xB = 1.0 µm. The 
heater and sensor currents used in this structure are IH = 0.075 mA 
and IS = 0.005 mA. The error is defined as (keffective − k)/k × 100% 
for the thermal conductivity extracted using Equation (1) and 
(kcorrected − k)/k × 100% after correcting the thermal transport via SiO2, 
respectively.
































































Figure 5. Simulation results for thermal conductivity measurement in smaller scale silicon nanostructures for various sensor placements: 
(a) xA = 0.1µm, xB = 1µm; (b) xA = 0.2µm, xB = 1µm; and (c) xA = 0.1µm, xB = 4µm. The input thermal conductivity of the simulated material is 
20 W/mK.
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